I. Introduction
Scaling of transistor size has provided new possibilities in VLSI industry. 3D IC opens door to tremendous applications. The major concern in 3D IC is power dissipation which occurs both in static and dynamic mode of operation. Static mode of operation means device is inactive and in dynamic mode of operation device is in working mode. Previously power dissipation in static mode was negligible but now a days with increase density and high frequency of operation power dissipation in static mode is non negligible. In 3D-ICs which contain million of devices in very small area the leakage current increases to a considerable value and causes power dissipation. To reduce this there are various techniques have been proposed. The major parameters on which the power consumption depends on are the supply voltage, clock frequency, die Area, Feature size and number of gates. As we know that, the lower supply voltage uses less power, so, this factor should be low. Mathematically, we can say that power consumption is given by P = C * V 2 * f Where P is the Power Consumed C= Capacitance V= Supply Voltage f= frequency of operation At the technological and architectural level we can try to minimize the variables in these equations to minimize the overall energy consumption. One of the effective way of reducing power at the technological level is reducing the supply voltage, because the power consumption drops quadratically with the supply voltage. However, lowering supply voltage results in reduction of performance Another option is to reduce the frequency but that may cause longer delay, as system may take longer time to perform same task with lower frequency. So, to reduce the Power Consumption from the above formula, we have taken the lesser clock frequency for achieving the better results. Along with that, we have taken the lesser supply voltage. If the product of V 2 and f are lesser, then Power Consumption will also reduce. In the end, we got the Pie chart for Simulation which is showing the Power Consumption for an IC with a feature size of 10nm, Clock frequency 0. 
II. Conclusions
Power consumption is major issue in designing 3D ICs but with balanced reduction of input power supply and lowering clock frequency within range that does not affect the system performance we can achieve reduction in power dissipation which majorly solve the issue of thermal issues associated with 3D-ICs, and reduce the chances of thermal breakdown. 
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